M

ASIC Engineer, Design

MetaBangalore, IndiaIndia4h ago
onsitefull-timeentry
26 views17 applicants
💼 Competitive Salary

Job Description

Meta is seeking an ASIC Engineer, Design to join our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. This organization is responsible for building and maintaining the data centers that host all of our services - Facebook, Instagram, WhatsApp etc. These servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. In this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to work with experts in the domain of video transcode, AI/ML and other technologies to evaluate algorithms, develop functional and performance models and help architect state-of-the art hardware accelerator ASICs. Come work and learn alongside our expert engineers to build “Green” data center accelerators. ASIC Engineer, Design Responsibilities Participate in Micro-architecture, Design, and Verification reviews and provide feedback Design and develop RTL or HLS code for some of the IPs Analyze designs and enhance PPA (Power, Performance, Area) Support and develop Verification Infrastructure, analyze and improve Verification Coverage Support Simulation accelerators and post-Silicon validation Minimum Qualifications Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, Electronics Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta Exposure to Micro-architecture development Exposure to RTL development using Verilog, System Verilog or HLS Knowledge of Computer Architecture and Logic Design fundamentals Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment Preferred Qualifications Experience with High Performance Computing Experience with Lint, CDC, Synthesis, & Power Optimization Currently has, or is in the process of obtaining, a Masters degree in Electrical Engineering, Computer Engineering or related engineering fields Experience in data path development Experience in HLS Scripting capability with Python or Perl

Requirements

  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, Electronics Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • Exposure to Micro-architecture development
  • Exposure to RTL development using Verilog, System Verilog or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals
  • Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
  • Preferred
  • Experience with High Performance Computing
  • Experience with Lint, CDC, Synthesis, & Power Optimization
  • Currently has, or is in the process of obtaining, a Masters degree in Electrical Engineering, Computer Engineering or related engineering fields
  • Experience in data path development

Key Responsibilities

  • Participate in Micro-architecture, Design, and Verification reviews and provide feedback
  • Design and develop RTL or HLS code for some of the IPs
  • Analyze designs and enhance PPA (Power, Performance, Area)
  • Support and develop Verification Infrastructure, analyze and improve Verification Coverage
  • Support Simulation accelerators and post-Silicon validation
  • Minimum Qualifications
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, Electronics Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • Exposure to Micro-architecture development
  • Exposure to RTL development using Verilog, System Verilog or HLS
  • Knowledge of Computer Architecture and Logic Design fundamentals

About Meta

AI-POWERED

Resume Reviewer

Transform your resume with AI-powered insights and land your dream job

98%
Match Rate
3x
More Interviews
ATS-friendly optimization
Instant feedback & scoring
Industry-specific suggestions
Professional formatting tips
Analyze My Resume
Free to use
Instant results

Trending Jobs

A

Intern

AsuraaIn
Banglore
₹5K - ₹5K
3d ago18 applicants
A

Mandi Software Sales Executive (Field Sales)

Asuraa
Andhra Pradesh
Competitive Salary
1w ago2 applicants
v

Associate Data Engineer, Associate Data Scientist

v4c.ai
Bangalore
Competitive Salary
3w ago0

Ready to Start Your Journey?

Join thousands of professionals who found their dream job through our platform.